发明名称 Output stage system
摘要 An output stage includes a system input and a system output, a first transistor having a first control input and a first controlled path, and a second transistor having a second control input and a second controlled path. The second controlled path is in series with the first controlled path and the system output. A first current-controlled voltage source has an input that is electrically connected to the system input. The first current-controlled voltage source has an output that is electrically connected to the first control input of the first transistor. A second current-controlled voltage source has an input that is electrically connected to the system input. The second current-controlled voltage source has an output that is electrically connected to the second control input of the second transistor.
申请公布号 US8063689(B2) 申请公布日期 2011.11.22
申请号 US20050578853 申请日期 2005.04.21
申请人 THEILER HELMUT;AUSTRIAMICROSYSTEMS AG 发明人 THEILER HELMUT
分类号 H03L5/00;H03K17/10 主分类号 H03L5/00
代理机构 代理人
主权项
地址