发明名称 WAFER LEVEL PACKAGE AND METHOD OF MANUFACTURING THE SAME
摘要 <P>PROBLEM TO BE SOLVED: To provide a wafer level package and a method of manufacturing the same. <P>SOLUTION: There is provided a wafer level package comprising a first substrate 110 including a first region 110a and second regions 110b with grooves 114 around the first region 110a; a semiconductor device 115 positioned in the first region 110a; first sealing members 130 positioned in the grooves 114; a second substrate 120 including projection units 121 corresponding to the second regions 110b in order to form a cavity 122 corresponding to the first region 110a; and second sealing members 14 which are positioned above the projection units 121 and laminate the first and second substrates 110 and 120 to each other by being bonded to the first sealing members 130, and can prevent the sealing members from flowing to any region except for the sealing regions. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2011228754(A) 申请公布日期 2011.11.10
申请号 JP20110179451 申请日期 2011.08.19
申请人 SAMSUNG ELECTRO-MECHANICS CO LTD 发明人 KIM TAE HYUN;KIM TAE HOON;GWAK YUN PYO;PARK SEUNG GUK;JEONG JONG YEOL
分类号 H01L23/02;H01L23/10;H01L23/12 主分类号 H01L23/02
代理机构 代理人
主权项
地址