发明名称 SEMICONDUCTOR DEVICE AND LAYOUT DESIGN METHOD FOR THE SAME
摘要 A semiconductor device includes: a plurality of line features including at least one real feature which includes a gate electrode portion, and at least one dummy feature. Two of multiple ones of the dummy feature, and at least one of the line features interposed between the two dummy features and including the at least one real feature form parallel running line features which are evenly spaced. The parallel running line features have an identical width, and line end portions of the parallel running line features are substantially flush. Line end portion uniformization dummy features are formed on extensions of the line end portions of the parallel running line features. The line end portion uniformization dummy features include a plurality of linear features each having a same width as each of the line features and spaced at intervals equal to an interval between each adjacent pair of the line features.
申请公布号 US2011272815(A1) 申请公布日期 2011.11.10
申请号 US201113013442 申请日期 2011.01.25
申请人 MISAKA AKIO;TABATA YASUKO;ARAI HIDEYUKI;YAMADA TAKAYUKI 发明人 MISAKA AKIO;TABATA YASUKO;ARAI HIDEYUKI;YAMADA TAKAYUKI
分类号 H01L23/528;G03F1/36;G03F1/68;G03F1/70;G06F17/50;H01L21/82;H01L21/822;H01L21/8238;H01L27/04;H01L27/092 主分类号 H01L23/528
代理机构 代理人
主权项
地址