发明名称 Error correction system and method
摘要 A method includes receiving payload data from a data source at error correction code (ECC) logic, where the ECC logic is adapted to process a block of data of a particular size via a plurality of stages. The ECC logic is initialized to a selected stage of the plurality of stages. The selected stage includes an initial value and an initial number of cycles. The initial value and the initial number of cycles are related to a number of symbols of padding data corresponding to a difference in size between the payload data and the block of data. The selected stage is related to a state of the ECC logic as if the number of symbols of padding data had already been processed by the ECC logic. The payload data is processed via the ECC logic beginning with the selected stage to produce parity data related to the payload data.
申请公布号 US8055982(B2) 申请公布日期 2011.11.08
申请号 US20080016577 申请日期 2008.01.18
申请人 SIGMATEL, INC. 发明人 MULLIGAN DANIEL
分类号 H03M13/00 主分类号 H03M13/00
代理机构 代理人
主权项
地址