发明名称 |
PARALLEL SELF-TIMED ADDER (PASTA) |
摘要 |
A parallel self-timed adder (PASTA) is disclosed. It is based on recursive formulation and uses only half adders for performing multi-bit binary addition. Theoretically the operation is parallel for those bits that do not need any carry chain propagation. Thus the new approach attains logarithmic performance without any special speed-up circuitry or look-ahead schema. The corresponding CMOS implementation of the design along with completion detection unit is also presented. The design is regular and does not have any practical limitations of fan-ins or fan-outs or complex interconnections. Thus it is more suitable for adoption in fast adder implementation in high-performance processors. The performance of the implementation is tested using SPICE circuit simulation tool by linear technology. Simulation results show its superiority over cascaded circuit adders. A constant time carry propagation is also achieved using the proposed implementation by tuning the CMOS parameters. |
申请公布号 |
WO2011129683(A2) |
申请公布日期 |
2011.10.20 |
申请号 |
WO2011MY00032 |
申请日期 |
2011.04.13 |
申请人 |
UNIVERSITY OF MALAYA;ZIAUR RAHMAN, MOHAMMED |
发明人 |
ZIAUR RAHMAN, MOHAMMED |
分类号 |
G06F7/42 |
主分类号 |
G06F7/42 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|