发明名称 DIMMING INTERFACE FOR POWER LINE.
摘要 <p>An interface circuit for a lamp ballast includes first and second input power lines, L 1 and. L2, with first and second respective switches, and a neutral power line N, all coupled to a diode bridge. Closing one of the first or second input power lines L1 or L2 causes a photodiode in an opto-isolator coupled to the diode bridge to turn ON. which in turn causes a MOSFET in a control circuit to be in an open state. When in the open state, a first resistor coupled to the source of the MOSFET is included in the control circuit and causes a lamp attached thereto to operate in a dimmed state. When both input power line switches are closed. L 1 and L2 are both coupled to the diode bridge and thereby cause the phototransistor to be in an OFF state, which causes the MOSFET to close, thereby including a second resistor, coupled to the drain of the MOSFET. in the control circuit in parallel with the first resistor. This in turn causes the lamp to operate at full intensity.</p>
申请公布号 MX2011010051(A) 申请公布日期 2011.10.11
申请号 MX20110010051 申请日期 2010.02.16
申请人 GENERAL ELECTRIC COMPANY. 发明人 LOUIS ROBERT NERONE
分类号 H05B41/392;H05B41/28;H05B41/36;H05B41/38 主分类号 H05B41/392
代理机构 代理人
主权项
地址