发明名称 Error protection method, TDC module, CTDC module, all-digital phase-locked loop, and calibration method thereof
摘要 An error predict code is added into a cycle signal for raising precision of an output signal of a time-to-digital (TDC) decoder. A cyclic TDC (CTDC) is specifically designed within a phase-frequency detector (PFD)/CTDC module of an all-digital phase-locked loop (ADPLL) for enhancing loop bandwidth calibration of the ADPLL. A calibration method is used on the PFD/CTDC module for enhancing the loop bandwidth calibration of the ADPLL as well.
申请公布号 US8031007(B2) 申请公布日期 2011.10.04
申请号 US20080235624 申请日期 2008.09.23
申请人 MEDIATEK INC. 发明人 CHANG HSIANG-HUI;HSIEH BING-YU;ZHAN JING-HONG CONAN
分类号 H03L7/085 主分类号 H03L7/085
代理机构 代理人
主权项
地址
您可能感兴趣的专利