| 摘要 |
A delayed lock loop (DLL) circuit includes: a phase conversion control unit configured to latch and drive a phase comparison signal in response to the input of a delay enable signal, and output the driven signal as a phase conversion control signal. A phase converting unit configured to control the phase of a delay clock on the basis of the phase conversion control signal, and transmit the controlled delay clock to a delay compensating unit.
|
