| 摘要 |
The bus control device includes a reset control unit which resets the input and output bus in response to receipt of reset instruction; a reset inhibition unit which inhibits a reset of the input and output bus triggered by a fault occurrence in the input and output bus; a log collection unit which collects log information of an input and output device connected to a fault occurrence section in the input and output bus triggered by the fault occurrence in the input and output bus; and an input and output interface which transfers the log information collected by the log collection unit to the processor. The reset inhibition unit cancels inhibition of the reset after the collection of the log information by the log collection unit has been completed.
|
