| 摘要 |
Phase locked loops (PLLs) are commonly employed in synthesizers, and there is ever increasing pressure to build PLLs that have better performance using low cost and low voltage digital complementary metal oxide semiconductor (CMOS) processes. Here, a PLL is generally provided that employs several continuous (analog) control loops and a digital“Bang-Bang”control loop. This PLL provide superior performance over other conventional PLL in terms of its low noise characteristics and its rapid settling time.
|
