摘要 |
A jitter reduction circuit includes a signal line transmitting a first signal and having a plurality of sections, and a plurality of delay lines transmitting a second signal and provided in one-to-one correspondence to the sections of the signal line, wherein the plurality of delay lines is configured such that a delay of the second signal on a given one of the delay lines is set to a first delay in response to a first level of the first signal in a corresponding one of the sections, and is set to a second delay in response to a second level of the first signal in the corresponding one of the sections.
|