METHOD AND APPARATUS USED FOR THE PHYSICAL VALIDATION OF INTEGRATED CIRCUITS

摘要

The present invention involves a method and an apparatus used for the physical design validation of integrated circuits. Said method includes the following steps: the original circuit netlist of an integrated circuit and the layout data of said integrated circuit are compared; labels are assigned to the input and output terminals of the components in said integrated circuit based on the results of the comparison.