发明名称 |
PASSIVATION OF ETCHED SEMICONDUCTOR STRUCTURES |
摘要 |
<p>The present invention relates to a method for passivation of a semiconductor structure, comprising the steps providing at least one first material layer; forming at least one second material layer that is to be patterned above the first material layer; forming a diffusion barrier layer between the at least one second material layer and the at least one first material layer thereby forming a multilayer stack and patterning, in particular, etching, the at least one second material layer down to but not completely through the diffusion barrier layer and without exposing portions of the at least one first material layer such that diffusion of material of the at least one first material layer through the diffusion barrier layer during a subsequent heat treatment of the multilayer stack is substantially prevented. The invention also relates to a method for passivation of a semiconductor structure, comprising the steps providing a multilayer stack comprising at least one buried layer formed below a second material layer; patterning, in particular, etching, the surface of the multilayer stack through the second material layer thereby exposing portions of the at least one buried layer and depositing a diffusion barrier layer at least on the exposed portions of the at least one buried layer such that diffusion of material of the at least one buried layer through the diffusion barrier layer during a subsequent heat treatment of the multilayer stack is substantially prevented.</p> |
申请公布号 |
WO2010015301(A8) |
申请公布日期 |
2011.08.11 |
申请号 |
WO2009EP04791 |
申请日期 |
2009.07.02 |
申请人 |
S.O.I. TEC SILICON ON INSULATOR TECHNOLOGIES;FAURE, BRUCE;GUENARD, PASCAL |
发明人 |
FAURE, BRUCE;GUENARD, PASCAL |
分类号 |
H01L21/762;H01L21/20;H01L21/324 |
主分类号 |
H01L21/762 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|