发明名称 Data processor
摘要 A data processor having a debugging aid function capable of monitoring a plurality of kinds of internal buses from the outside and identifying each of the buses monitored is provided. A central processing unit (CPU), a debugging aid module, and other circuit modules are mounted on a semiconductor chip. The debugging aid module selects an information transmitting path in accordance with a trace condition from a plurality of information transmitting paths used for the operation of a central processing unit (CPU) or the like, holds trace information obtained according to the trace condition from the selected information transmitting path together with attribute information of the trace information in a buffer circuit, and outputs the information serially to the outside of the semiconductor chip. A plurality of kinds of internal buses can be monitored on the outside, and each of the buses monitored can be identified. The trace information and its attribute information is output serially from the same external terminal.
申请公布号 US7996821(B2) 申请公布日期 2011.08.09
申请号 US20050203978 申请日期 2005.08.16
申请人 RENESAS ELECTRONICS CORPORATION;HITACHI ULSI SYSTEMS CO., LTD. 发明人 SUDO RYO;MATSUI SHIGEZUMI;MATSUMOTO YASUNORI
分类号 G06F9/44;G06F11/28;G06F11/22;G06F11/36;G06F15/78 主分类号 G06F9/44
代理机构 代理人
主权项
地址