发明名称 SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM INCLUDING THE SAME
摘要 PROBLEM TO BE SOLVED: To reduce power consumption in a semiconductor device during standby. SOLUTION: In a logic circuit that outputs a high level during standby, a pair of power supply nodes is connected to pseudo power lines VDDT1L, VSSTL. In a logic circuit that outputs a low level during standby, a pair of power supply nodes is connected to pseudo power lines VDDTL, VSST1L. Electric potentials VDDT, VDDT1, VSST, VSST1 of the pseudo power lines VDDTL, VDDT1L, VSSTL, VSST1L during standby meet VDDT<VDDT1<VDD, VSST>VSST1>VSS. Thus, a leakage current which flows between a gate electrode of a transistor that is on during standby and a substrate, and a leakage current which flows between a drain of a transistor that is off during standby and the substrate, are reduced. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011147038(A) 申请公布日期 2011.07.28
申请号 JP20100007501 申请日期 2010.01.15
申请人 ELPIDA MEMORY INC 发明人 MATANO TATSUYA
分类号 H03K19/00;G11C11/4074;H03K19/0948 主分类号 H03K19/00
代理机构 代理人
主权项
地址