发明名称 System and Method for Circuit Design Floorplanning
摘要 Circuit floorplanning is performed on a combination central processing unit and multiprocessor. A B*-tree data structure of a floorplan and circuit related constants reside in a central processing unit data storage. The B* tree structure of a floorplan along and said circuit related constants are copied to a multiprocessor data storage where multiple thread blocks, each consisting of a single thread, copy the tree to their own shared memories. The multiprocessor concurrently evaluates different moves in different thread blocks. The multiprocessor then evaluates objective function results and stores those results. The best result for floorplanning is selected from the multiple circuit evaluations.
申请公布号 US2011185328(A1) 申请公布日期 2011.07.28
申请号 US201113013654 申请日期 2011.01.25
申请人 UTAH STATE UNIVERSITY 发明人 ROY SANGHAMITRA;CHAKRABORTY KOUSHIK;HAN YIDING
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址