摘要 |
Noise is more effectively reduced in one circuit. When sampling and holding is performed, switching of an ON resistance of MOS transistors (MSH1 and MSH2) that are for sampling is made in two or more stages according to speed of sampling. Here, a level adjustment circuit (20) is provided that generates sample-and-hold pulse signals (&phgr;SH1S and &phgr;SH2S), which vary voltage to enable switching the ON resistance of the MOS transistors (MSH1 and MSH2), to be provided to gates of the MOS transistors (MSH1 and MSH2).
|