发明名称 |
Data processing system and data processor |
摘要 |
One data processor is provided with an interface for realizing connection with the other data processor. This interface is provided with a function for connecting the other data processor as a bus master to an internal bus of the one data processor, and the relevant other data processor is capable of directly operating peripheral functions that are memory mapped to the internal bus from an external side via the interface. Accordingly, the data processor can utilize the peripheral functions of the other data processor without interruption of the program being executed. In short, one data processor can use in common the peripheral resources of the other data processor.
|
申请公布号 |
US7975077(B2) |
申请公布日期 |
2011.07.05 |
申请号 |
US20090470988 |
申请日期 |
2009.05.22 |
申请人 |
RENESAS ELECTRONICS CORPORATION |
发明人 |
NISHIMOTO JUNICHI;NAKAZAWA TAKUICHIRO;YAMADA KOJI;HATTORI TOSHIHIRO |
分类号 |
G06F13/38;G06F1/32;G06F13/10;G06F13/36;G06F13/40 |
主分类号 |
G06F13/38 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|