发明名称 |
Program section layout method and layout program |
摘要 |
A program section layout method capable of improving space efficiency of a cache memory. A grouping unit groups program sections into section groups so that the total size of the program sections composing each section group does not exceed cache memory size. A layout optimization unit optimizes the layout of section group storage regions by combining each section group and a program section that does not belong to any section groups or by combining section groups while keeping the ordering relations of the program sections composing each section group.
|
申请公布号 |
US7970997(B2) |
申请公布日期 |
2011.06.28 |
申请号 |
US20040019195 |
申请日期 |
2004.12.23 |
申请人 |
FUJITSU SEMICONDUCTOR LIMITED |
发明人 |
WATANABE MANABU |
分类号 |
G06F12/00;G06F9/45;G06F13/00;G06F13/28 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|