发明名称 High boosting-ratio/low-switching-delay level shifter
摘要 A circuit receives an input signal characterized by a first pair of rail voltages and generates in response thereto an output signal characterized by a second pair of rail voltages. The circuit comprises first and second transistors coupled in series between a high reference voltage and a low reference voltage. The input signal drives a control lead of the second transistor. The logical inverse of the input signal drives a control lead of a third transistor, which couples a charge source to the control lead of the first transistor in response thereto in order to turn off the first transistor. The charge source can be either a voltage source or a charged capacitive node. Of importance, the third transistor does not have to overcome contention with other transistors to turn off said first transistor.
申请公布号 US7965123(B2) 申请公布日期 2011.06.21
申请号 US20100831091 申请日期 2010.07.06
申请人 MARVELL INTERNATIONAL LTD. 发明人 SU JASON
分类号 H03L5/00 主分类号 H03L5/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利