发明名称 VLSI LAYOUTS OF FULLY CONNECTED GENERALIZED AND PYRAMID NETWORKS WITH LOCALITY EXPLOITATION
摘要 VLSI layouts of generalized multi-stage and pyramid networks for broadcast, unicast and multicast connections are presented using only horizontal and vertical links with spacial locality exploitation. The VLSI layouts employ shuffle exchange links where outlet links of cross links from switches in a stage in one sub-integrated circuit block are connected to inlet links of switches in the succeeding stage in another sub-integrated circuit block so that said cross links are either vertical links or horizontal. Furthermore the shuffle exchange links are employed between different sub-integrated circuit blocks so that spatially nearer sub-integrated circuit blocks are connected with shorter links compared to the shuffle exchange links between spatially farther subintegrated circuit blocks. The sub-integrated circuit blocks can be arranged in a hypercube arrangement in a two-dimensional plane. The VLSI layouts exploit the benefits of significantly lower cross points, lower signal latency, lower power and full connectivity with significantly fast compilation.
申请公布号 WO2011047368(A3) 申请公布日期 2011.06.16
申请号 WO2010US52984 申请日期 2010.10.16
申请人 KONDA, VENKAT 发明人 KONDA, VENKAT
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址