发明名称 Securing memory based IP in FPGAs
摘要 A memory initialization file and one or more design files associated with configuring an IC are identified. The memory initialization file is encrypted using one or more encryption algorithms. A configuration bit stream is generated by compiling and assembling the encrypted memory initialization file and the one or more design files. During the programming phase, the configuration bit stream is received at the IC, decoded and logic design and content of encrypted memory initialization file are loaded into the respective logic elements and memory arrays of the IC. The IC then transitions into a user phase where the contents of the encrypted memory initialization file in the memory arrays are decrypted and validated at the on-chip memory within the IC to ensure that the integrity of the content is maintained. Upon successful verification of the integrity of the content, the content within the on-chip memory is available for processing.
申请公布号 US7952387(B1) 申请公布日期 2011.05.31
申请号 US20080234198 申请日期 2008.09.19
申请人 ALTERA CORPORATION 发明人 FRAZER RODNEY
分类号 H03K19/173;G06F11/30;G06F12/14;G06F17/50 主分类号 H03K19/173
代理机构 代理人
主权项
地址