发明名称 |
DDR COUNTER CIRCUITS, ANALOG TO DIGITAL CONVERTERS, IMAGE SENSORS AND DIGITAL IMAGING SYSTEMS INCLUDING THE SAME |
摘要 |
A counter circuit for an analog to digital converter includes: a latch stage configured to generate a latch stage output clock based on a state of an input clock such that the latch stage output clock and the input clock have a same state at start of a reset counting phase, but a same or different state at start of a signal, counting phase depending on the state of the output clock at the end of the reset counting phase.
|
申请公布号 |
US2011122274(A1) |
申请公布日期 |
2011.05.26 |
申请号 |
US20100907444 |
申请日期 |
2010.10.19 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
ITZHAK YAIR;HAMAMI SHY;HIZI UZI |
分类号 |
H04N5/228;H01L27/146;H03K21/10;H03M1/12 |
主分类号 |
H04N5/228 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|