发明名称 |
Methods for obtaining gate stacks with tunable threshold voltage and scaling |
摘要 |
Methods of forming complementary metal oxide semiconductor (CMOS) structures with tunable threshold voltages are provided. The methods disclose a technique of obtaining selective placement of threshold voltage adjusting materials on a semiconductor substrate by using a block mask prior to deposition of the threshold voltage adjusting materials. The block mask is subsequently removed to obtain a patterned threshold voltage adjusting material on the semiconductor substrate. The methods are material independent and can be used in sequence for both nFET threshold voltage adjusting materials and pFET threshold voltage adjusting materials.
|
申请公布号 |
US7943458(B2) |
申请公布日期 |
2011.05.17 |
申请号 |
US20090574318 |
申请日期 |
2009.10.06 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
JAGANNATHAN HEMANTH;KANAKASABAPATHY SIVANANDA K.;COPEL MATTHEW W. |
分类号 |
H01L21/336;H01L21/8234;H01L21/8238 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|