发明名称 LAMINATED SEMICONDUCTOR DEVICE, AND AUTOMATIC CHIP RECOGNITION SELECTION CIRCUIT
摘要 PROBLEM TO BE SOLVED: To separately operate respective semiconductor chips constituting a laminated semiconductor device, which are carried out common connection by a through electrode. SOLUTION: Each of chip automatic recognition selection circuits 900a-900e provided in stacked semiconductor chips includes: a frequency change circuit 12 (TFF circuit) for doubling and outputting the cycle of input pulse signals; a self address storage circuit (latch circuits LC1 to LC5) for fetching chip selection address signals B0, B1, and B2 commonly supplied to the semiconductor chips while the input logical level of the frequency change circuit 12 is different from those of all the other frequency change circuits 12, and storing the signals as self chip addresses; and a determination circuit (comparator circuit 13) for comparing the chip selection address with the self chip address to determine matching. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011096343(A) 申请公布日期 2011.05.12
申请号 JP20090252126 申请日期 2009.11.02
申请人 ELPIDA MEMORY INC;HITACHI ULSI SYSTEMS CO LTD 发明人 OSAKABE TOSHIAKI
分类号 G11C5/00;G06F12/06;H01L25/065;H01L25/07;H01L25/18;H01L27/10 主分类号 G11C5/00
代理机构 代理人
主权项
地址