| 摘要 |
<p><P>PROBLEM TO BE SOLVED: To allow an arbiter in a switch matrix system to arbitrate multiple bus transaction requests in a single bus frequency clock cycle, by operating at a frequency greater than the bus frequency. <P>SOLUTION: The switch matrix system allows two or more arbitration operations in a single bus frequency clock cycle with one instance of arbitration logic. The arbiter may arbitrate for two or more slave devices, or may arbitrate multiple master device requests directed to the same slave device. The arbiter frequency may be variable, and may be predicted based on, e.g., prior bus activity. If only one bus transaction request is pending, the arbiter frequency may equal the bus frequency. The results of an earlier arbitration decision may be utilized to more intelligently make subsequent arbitration decisions in the same bus frequency clock cycle. <P>COPYRIGHT: (C)2011,JPO&INPIT</p> |
