发明名称 INTEGRATING METAL WITH ULTRA LOW-K DIELECTRICS
摘要 In forming a layer of a semiconductor wafer, a dielectric layer is deposited on the semiconductor wafer. The dielectric layer includes material having a low dielectric constant. Recessed and non-recessed areas are formed in the dielectric layer. A metal layer is deposited on the dielectric layer to fill the recessed areas and cover the non-recessed areas. The metal layer is then electropolished to remove the metal layer covering the non-recessed areas while maintaining the metal layer in the recessed areas.
申请公布号 KR101031682(B1) 申请公布日期 2011.04.29
申请号 KR20037003937 申请日期 2001.09.18
申请人 发明人
分类号 H01L21/28;C25F3/02;H01L21/288;H01L21/304;H01L21/3063;H01L21/3205;H01L21/321;H01L21/76;H01L21/768;H01L23/522 主分类号 H01L21/28
代理机构 代理人
主权项
地址