发明名称 SEMICONDUCTOR APPARATUS AND METHOD OF MANUFACTURING THE SAME
摘要 PROBLEM TO BE SOLVED: To prevent the deterioration of a short channel effect caused by secondary channelling form a source-drain region deeply, and to reduce junction leakage, in an MISFET having a thin side wall spacer. SOLUTION: A method includes: a first step of injecting a first impurity of first conductivity to a region including a source-drain region of the first conductivity having an upraised structure on condition that a concentration peak is located in a position deeper than an interface between a silicide and a semiconductor substrate at a concentration of 1E14 atoms/cm<SP>2</SP>or lower; a second step of injecting a second impurity of the first conductivity with a mass lighter than that of the first impurity to a region including the source-drain region of the first conductivity on condition that the peak comes to a position shallower than the peak position of the first impurity concentration; and a third step of applying high-temperature millisecond annealing to the semiconductor substrate after the first and second steps. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011086728(A) 申请公布日期 2011.04.28
申请号 JP20090237590 申请日期 2009.10.14
申请人 RENESAS ELECTRONICS CORP 发明人 HACHITAKA KOICHI
分类号 H01L29/78;H01L21/265;H01L21/28;H01L21/336;H01L29/417;H01L29/786 主分类号 H01L29/78
代理机构 代理人
主权项
地址