发明名称 INTEGRATED CIRCUIT, AND DATA TRANSFER METHOD
摘要 <p><P>PROBLEM TO BE SOLVED: To mitigate limitation on network configuration for power saving and deadlock avoidance in an NoC (Network on Chip) integrated circuit. <P>SOLUTION: The integrated circuit includes a plurality of nodes (700 to 706) and a plurality of links that connect the nodes, and determines a basic link group (500 to 505) that connect a basic network of a whole-area tree structure using all nodes and shortcut links (400 to 405) other than the basic link group. The integrated circuit intermittently operates the shortcut links while the basic links are in operation, and performs data transfer by selectively using a route of the minimum cost or a route along the basic network, wherein the route of the minimum cost is based on a routing algorithm that prohibits data transfer from a basic link to a shortcut link and permits data transfer in the reverse direction thereof and a routing algorithm that performs routing using node characteristics in data transfer between shortcut links. <P>COPYRIGHT: (C)2011,JPO&INPIT</p>
申请公布号 JP2011082964(A) 申请公布日期 2011.04.21
申请号 JP20100195607 申请日期 2010.09.01
申请人 NEC CORP 发明人 NINOMIYA YASUYUKI
分类号 H04L12/701;G06F15/173;H04L12/707;H04L12/715;H04L12/721;H04L12/733 主分类号 H04L12/701
代理机构 代理人
主权项
地址