| 摘要 |
A semiconductor integrated circuit able to reduce a load of layout design when arranging switches in power lines for preventing leakage current and able to reduce the influence of a voltage drop occurring in the switches on a signal delay, wherein a plurality of groups of power lines (PL1) are arranged in stripe shapes, power is supplied to circuit cells (10) by a plurality of groups of branch lines (BL2) branching from the groups of power lines (PL1), power switch cells (20) arranged in the groups of branch lines (BL2) turn on or off the supply of power to the circuit cells (10), the power switch cells (20) are arranged dispersed in the area (A1) of arrangement of the circuit cells (10), and the supply of power by the power switch cells (20) is finely controlled for every relatively small number of circuit cells (10). |
