Increasing stress transfer efficiency in a transistor by reducing spacer width during the drain/source implantation sequence

摘要

By forming a single spacer element and reducing the size thereof by a well-controllable etch process, a complex lateral dopant profile may be obtained at reduced process complexity compared to conventional triple spacer approaches in forming drain and source regions of advanced MOS transistors.