发明名称 Method for memory cell characterization using universal structure
摘要 A test method includes providing an integrated circuit, where the integrated circuit includes a memory base cell, where the memory base cell includes a first storage node set, a second storage node set, a set of other nodes, and a set of circuit elements each having a plurality of terminals, where the set of other nodes includes a first data node for accessing the first storage node set, a first access control node for controlling the access of the first storage node set, a first supply node for supplying the first storage node set, and a second supply node for supplying the second storage node set, where the first and second supply nodes are of the same sinking or sourcing type. The method further includes conducting a circuit element test on a circuit element in the set of circuit elements, where in the circuit element test the first and second supply nodes are not connected together, each terminal of the circuit element is directly forced with an electrical quantity, and an electrical quantity is directly measured from a terminal of the circuit element. Further, the method includes conducting at least one of a static noise margin test or a full cell test on the memory base cell.
申请公布号 US7924640(B2) 申请公布日期 2011.04.12
申请号 US20070945469 申请日期 2007.11.27
申请人 TEXAS INSTRUMENTS INCORPORATED 发明人 DENG XIAOWEI;LOH WAH KIT
分类号 G11C29/00 主分类号 G11C29/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利