发明名称 Wiring circuit substrate
摘要 The invention relates to a wiring circuit substrate, comprising: an insulating layer (306) having a face on which a first metal layer (307) is patterned; etched protrusions (308) projecting from said first metal layer in a state of passing through said insulating layer and formed of a conductor-forming metal; and a plurality of solder balls (315) or solder bumps (314) formed selectively on a surface of the first metal layer opposite from the etched protrusions, at least some of the solder balls or solder bumps being at least partly aligned with the etched protrusions.
申请公布号 EP2306797(A1) 申请公布日期 2011.04.06
申请号 EP20100011153 申请日期 2000.10.11
申请人 TESSERA INTERCONNECT MATERIALS, INC. 发明人 IJIMA, TOMO;OHSAWA, MASAYUJI
分类号 H05K3/40;H01L21/48;H01L23/498;H05K3/06;H05K3/34;H05K3/46 主分类号 H05K3/40
代理机构 代理人
主权项
地址