发明名称 PHASE-LOCKED-LOOP CIRCUIT
摘要 A phase-locked loop circuit comprises a phase error detector for receiving a multi-phase reference signal and a synchronized phase signal of the phase-locked-loop circuit, and for performing a rotational transformation to convert the multi-phase reference signal into two-phase quantities at a synchronous rotation d-q reference frame. A monotonic transfer module receives the two-phase quantities, and generates a monotonic phase error signal which is monotonic when a phase difference between the multi-phase reference signal and the synchronized phase signal ranges from −180 degrees to 180 degrees. A regulator receives the monotonic phase error signal, and generates a synchronized rotation frequency. An integrator receives the synchronized rotation frequency, and generates the synchronized phase signal.
申请公布号 US2011074474(A1) 申请公布日期 2011.03.31
申请号 US20090569119 申请日期 2009.09.29
申请人 GENERAL ELECTRIC COMPANY 发明人 YUAN XIAOMING;TAN ZHUOHUI;DELMERICO ROBERT WILLIAM;WENG HAIQING;SEYMOUR ROBERT ALLEN
分类号 H03L7/06 主分类号 H03L7/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利