发明名称 Fully testable surface mount die package configured for two-sided cooling
摘要 <p>A power semiconductor die (50) is sandwiched between upper and lower heat conducting laminate structures (52, 54) to form a surface mount component that is configured for double-sided cooling. The upper heat conducting laminate structure (52) electrically couples top-side die terminal(s) (60) to conductors (72) formed on the inboard face of the lower heat conducting laminate structure (54), and all of the die terminals (56, 58, 60) are electrically coupled to conductors (24, 26, 28) formed on the outboard face of the lower heat conducting laminate structure (54). The die package can be placed in a test fixture for full power testing, and when installed in an electronic assembly (10) including a circuit board (16) and upper and lower heatsinks (12, 18), the die (50) is thermally coupled to the upper heatsink (12) through the upper heat conducting laminate structure (52), and to the lower heatsink (18) through the circuit board (16) and the lower heat conducting laminate structure (54). </p>
申请公布号 EP2058860(A3) 申请公布日期 2011.03.23
申请号 EP20080167416 申请日期 2008.10.23
申请人 DELPHI TECHNOLOGIES, INC. 发明人 OMAN, TODD P.
分类号 H01L23/538;H01L23/498 主分类号 H01L23/538
代理机构 代理人
主权项
地址