摘要 |
A frequency synthesizer circuit that reduces undesired spurious sidebands while maintaining phase noise performance having a phase locked loop circuit comprising at least a phase detector, a controlled oscillator, a frequency divider coupled to the controlled oscillator for adjusting a frequency division of the frequency divider in response to a received control signal generated from a divisor value, a dithering circuit for providing a dither signal, and a sigma-delta modulator comprising an input for receiving a multi-bit input signal indicative of at least part of the divisor value. The input of the sigma-delta modulator is coupled with the dithering circuit for receiving the dither signal as a most significant bit of the multi-bit input signal.
|