摘要 |
A phase change memory system capable of gradually reducing current at the time of writing set data by using a small number of control circuits while occupying a small dimension is disclosed. The phase change memory system includes a memory cell array including a plurality of memory cells, each including a phase change material which is changed into a set or reset state depending on the amount of current, and a write driver supplying current corresponding to a set or reset state to a selected memory cell of the memory cell array. The write driver includes a slow quenching unit including an analog circuit supplying current slowly decreased in the memory cell array.
|