发明名称 MRAM DIODE ARRAY AND ACCESS METHOD
摘要 A memory unit includes a magnetic tunnel junction data cell is electrically coupled to a bit line and a source line. The magnetic tunnel junction data cell is configured to switch between a high resistance state and a low resistance state by passing a write current through the magnetic tunnel junction data cell. A first diode is electrically between the magnetic tunnel junction data cell and the source line and a second diode is electrically between the magnetic tunnel junction data cell and the source line. The first diode and second diode are in parallel electrical connection, and having opposing forward bias directions. The memory unit is configured to be precharged to a specified precharge voltage level and the precharge voltage is less than a threshold voltage of the first diode and second diode.
申请公布号 US2011058409(A1) 申请公布日期 2011.03.10
申请号 US20100948824 申请日期 2010.11.18
申请人 SEAGATE TECHNOLOGY LLC 发明人 CHEN YIRAN;LI HAI;LIU HONGYUE;LU YONG;XUE SONG S.
分类号 G11C11/16;G11C11/02 主分类号 G11C11/16
代理机构 代理人
主权项
地址
您可能感兴趣的专利