摘要 |
PURPOSE: A semiconductor device is provided to generate the phase of a multi phase frequency dividers in order by determining whether a plurality of multi phase frequency dividers are reversed or not response to a division control signal. CONSTITUTION: A clock input portion(200) receives a system clock and a data clock. A clock divider(220) divides frequency of data clock. The clock divider generates a plurality of multi phase frequency dividers. The clock divider determines whether the phase of the multi phase frequency dividers is reversed or not. A first phase detector(240) detects the phase of a system clock. A first phase detector decides the level of the division control signal.
|