发明名称 |
Structure for power-efficient cache memory |
摘要 |
A design structure for a cache memory system (200) having a cache memory (204) partitioned into a number of banks, or “ways” (204A, 204B). The memory system includes a power controller (244) that selectively powers up and down the ways depending upon which way contains the data being sought by each incoming address (232) coming into the memory system.
|
申请公布号 |
US7904658(B2) |
申请公布日期 |
2011.03.08 |
申请号 |
US20070851128 |
申请日期 |
2007.09.06 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ABADEER WAGDI W.;BRACERAS GEORGE M.;FIFIELD JOHN A.;PILO HAROLD |
分类号 |
G06F12/00;G06F1/00;G06F1/26;G11C5/14 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|