发明名称 Methods for fabricating a stressed MOS device
摘要 A method for fabricating a stressed MOS device in and on a semiconductor substrate is provided. The method comprises the steps of forming a gate electrode overlying the semiconductor substrate and etching a first trench and a second trench in the semiconductor substrate, the first trench and the second trench formed in alignment with the gate electrode. A stress inducing material is selectively grown in the first trench and in the second trench and conductivity determining impurity ions are implanted into the stress inducing material to form a source region in the first trench and a drain region in the second trench. To preserve the stress induced in the substrate, a layer of mechanically hard material is deposited on the stress inducing material after the step of ion implanting.
申请公布号 US7902008(B2) 申请公布日期 2011.03.08
申请号 US20050197046 申请日期 2005.08.03
申请人 GLOBALFOUNDRIES INC. 发明人 PEIDOUS IGOR;PELELLA MARIO M.
分类号 H01L21/00;H01L21/336 主分类号 H01L21/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利