发明名称 IMAGE PROCESSOR, AND IMAGE PROCESSING METHOD
摘要 PROBLEM TO BE SOLVED: To provide a technology for securing minimum lengths of vertical and horizontal front porches required for the initialization and the setting of an image processing circuit to prevent a malfunction of the image processing circuit. SOLUTION: A vertical cycle counter 103 starts counting processing when detecting the assertion start of a vertical synchronization signal. A vertical synchronization mask signal generation part 104 asserts a vertical synchronization mask signal unless the counting of a specified assertion period length is ended, and deasserts the vertical synchronization mask signal when the counting is ended. A vertical synchronization mask 105 outputs a result obtained by masking the vertical synchronization signal by a vertical synchronization mask signal as a new vertical synchronization signal. When detecting the assertion start of a line enabling signal, a line counter 106 starts counting processing. The vertical synchronization mask 105 outputs a line enabling signal as it is unless the counting of the specified assertion period length is ended, and deasserts and outputs the line enabling signal when the counting is ended. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011041071(A) 申请公布日期 2011.02.24
申请号 JP20090187482 申请日期 2009.08.12
申请人 CANON INC 发明人 ANZAI SHIZUKA
分类号 H04N5/10 主分类号 H04N5/10
代理机构 代理人
主权项
地址