发明名称 Packet sequence maintenance with load balancing, and head-of-line blocking avoidance in a switch
摘要 To avoid packet out-of-sequence problems, while providing good load balancing, each input port of a switch monitors the outstanding number of packets for each flow group. If there is an outstanding packet in the switch fabric, the following packets of the same flow group should follow the same path. If there is no outstanding packet of the same flow group in the switch fabric, the (first, and therefore subsequent) packets of the flow can choose a less congested path to improve load balancing performance without causing an out-of-sequence problem. To avoid HOL blocking without requiring too many queues, an input module may include two stages of buffers. The first buffer stage may be a virtual output queue (VOQ) and second buffer stage may be a virtual path queue (VPQ). At the first stage, the packets may be stored at the VOQs, and the HOL packet of each VOQ may be sent to the VPQ. By allowing each VOQ to send at most one packet to VPQ, HOL blocking can be mitigated dramatically.
申请公布号 US7894343(B2) 申请公布日期 2011.02.22
申请号 US20040776574 申请日期 2004.02.11
申请人 POLYTECHNIC UNIVERSITY 发明人 CHAO HUNG-HSIANG JONATHAN;PARK JINSOO
分类号 G01R31/08;H04L1/00;H04L12/56 主分类号 G01R31/08
代理机构 代理人
主权项
地址