发明名称 On-Die Logic Analyzer For Semiconductor Die
摘要 In one embodiment, the present invention includes a semiconductor die such as a system on a chip (SoC) that includes a logic analyzer with a built-in trace buffer to store information communicated between on-die agents at speed and to provide the information to an off-die agent at a slower speed. Other embodiments are described and claimed.
申请公布号 US2011041017(A1) 申请公布日期 2011.02.17
申请号 US20090541472 申请日期 2009.08.14
申请人 发明人 ZHONG TINA C.;SANDRI JASON G.;GRIESSER KENNETH P.;BORGER LORI R.
分类号 G01R31/3177;G06F11/25;G06F12/00 主分类号 G01R31/3177
代理机构 代理人
主权项
地址