发明名称 |
Process for forming integrated circuits with both split gate and common gate FinFET transistors |
摘要 |
A method is disclosed for forming an integrated circuit including a common gate FinFET device and a split gate FinFET device. Taller fins and shorter fins of different heights are formed in a semiconductor surface. Layers of gate dielectric material and gate electrode material are formed over tops and sides of the fins. The gate electrode material layer is planarized using chemical-mechanical polishing to remove the gate electrode material from the tops of the taller fins, leaving the gate electrode material over the tops of the shorter fins. The planarized material is patterned to form split (dual) gate structures on the sides of the taller fins and common gate structures on the tops and sides of the shorter fins.
|
申请公布号 |
US7888192(B2) |
申请公布日期 |
2011.02.15 |
申请号 |
US20080268416 |
申请日期 |
2008.11.10 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED |
发明人 |
MARSHALL ANDREW;HOUSTON THEODORE WARREN |
分类号 |
H01L21/8234 |
主分类号 |
H01L21/8234 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|