发明名称 Automatically creating a component to rapidly evaluate logical expressions
摘要 Methods and systems capable of creating a component for determining which subset of a set of logical expressions are true with relatively few evaluations of the primitives that, together with any standard logical connectives, make up the logical expressions.
申请公布号 US7885907(B1) 申请公布日期 2011.02.08
申请号 US20070931966 申请日期 2007.10.31
申请人 AILIVE, INC. 发明人 YEN WEI;WRIGHT IAN;TU XIAOYUAN;REYNOLDS STUART;MUSICK CHARLES;FUNGE JOHN;DOBSON DANIEL
分类号 G06F17/00;G06N5/00 主分类号 G06F17/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利