发明名称 REGULATOR CIRCUIT
摘要 An object of the present invention is to reduce variations in the value of the output potential VDD of a regulator circuit including a bias circuit referring threshold voltage. The regulator circuit includes a bias circuit referring threshold voltage, an error amplifier, an output control circuit, and a feedback voltage divider. Further, the regulator circuit uses an n-type transistor and p-type transistor which offer small variations in the value obtained by Vthn+|Vthp|. The feedback voltage divider includes a diode-connected p-type transistor. The increase in the threshold voltage Vthn of n-type transistors leads to the increase in the threshold voltage Vthp of the p-type transistor. Therefore, the on resistance of the p-type transistor is reduced. As a result, the fluctuations in the output potential VDD is suppressed.
申请公布号 US2011025287(A1) 申请公布日期 2011.02.03
申请号 US20100843482 申请日期 2010.07.26
申请人 SEMICONDUCTOR ENERGY LABORATORY CO., LTD. 发明人 INOUE HIROKI
分类号 G05F1/10 主分类号 G05F1/10
代理机构 代理人
主权项
地址