发明名称 LOW DEPTH PROGRAMMABLE PRIORITY ENCODERS
摘要 An apparatus having a plurality of first circuits, second circuits, third circuits and fourth circuits is disclosed. The first circuits may be configured to generate a plurality of first signals in response to (i) a priority signal and (ii) a request signal. The second circuits may be configured to generate a plurality of second signals in response to the first signals. The third circuits may be configured to generate a plurality of enable signals in response to the second signals. The fourth circuits may be configured to generate collectively an output signal in response to (i) the enable signals and (ii) the request signal. A combination of the first circuits, the second circuits, the third circuits and the fourth circuits generally establishes a programmable priority encoder. The second signals may be generated independent of the enable signals.
申请公布号 US2011029980(A1) 申请公布日期 2011.02.03
申请号 US20100902376 申请日期 2010.10.12
申请人 GRINCHUK MIKHAIL;BOLOTOV ANATOLI;GASHKOV SERGEI B;IVANOVIC LAV D 发明人 GRINCHUK MIKHAIL;BOLOTOV ANATOLI;GASHKOV SERGEI B.;IVANOVIC LAV D.
分类号 G06F9/46 主分类号 G06F9/46
代理机构 代理人
主权项
地址