发明名称 Process for forming integrated circuit structure with metal silicide contacts using notched sidewall spacer on gate electrode
摘要 A process for forming improved metal silicide contacts over the gate electrode and source/drain regions of MOS devices of an integrated circuit structure formed in a silicon substrate is described. The metal silicide contacts are formed by first forming a silicon oxide layer over exposed portions of the silicon substrate and over exposed surfaces of previously formed polysilicon gate electrodes. Silicon nitride sidewall spacers are then formed over the oxide on the sidewalls of the gate electrode by depositing a silicon nitride layer over the entire structure and then anisotropically etching the silicon nitride layer. Source/drain regions are then formed in the silicon substrate adjacent the nitride spacers and the structure is then contacted with an oxide etch to remove oxide from the upper surface of the gate electrode and the substrate surface over the source/drain regions. During the oxide etch step, notches, each having an aspect ratio of 1 or less, are formed in the exposed edges of the oxide respectively between the silicon nitride spacers and either the substrate or the gate electrode. A metal layer capable of reacting with the exposed silicon to form metal silicide contacts is then blanket deposited over the structure and into the notches. After reacting the metal with silicon surfaces with which it is in contact to form metal silicide, the unreacted metal is removed, leaving a metal silicide gate contact on the upper surface of the polysilicon gate electrode, as well as those upper portions of the sidewall of the gate electrode exposed by forming the notch in the oxide layer on the sidewall of the electrode. Metal silicide source/drain contacts of enlarged area are also formed over the exposed silicon surfaces of the source/drain regions and those portions of the silicon substrate beneath the nitride spacers exposed by the notches formed in the oxide beneath the nitride spacers.
申请公布号 US5851890(A) 申请公布日期 1998.12.22
申请号 US19970919394 申请日期 1997.08.28
申请人 LSI LOGIC CORPORATION 发明人 TSAI, JIUNN-YANN;HAYWOOD, JOHN;LEE, MING YI
分类号 H01L21/28;H01L21/285;H01L21/336;H01L21/8234;H01L27/088;H01L29/78;(IPC1-7):H01L21/335 主分类号 H01L21/28
代理机构 代理人
主权项
地址