发明名称 TECHNIQUES PROVIDING FIDUCIAL MARKERS FOR FAILURE ANALYSIS
摘要 A semiconductor die includes a group of spacer cells within the semiconductor die. The spacer cells include fiducial markings therein. The fiducial markings can be located within a metal layer, a diffusion layer, a polysilicon layer, and/or a Shallow Trench Isolation (STI) structure.
申请公布号 WO2011006015(A2) 申请公布日期 2011.01.13
申请号 WO2010US41436 申请日期 2010.07.08
申请人 QUALCOMM INCORPORATED;LAISNE, MICHAEL;PAN, XIANGDONG;VANG, FOUA;PATEL, PRAYAG, B.;LYONS, DONALD, D.;VILLAFANA, MARTIN, L. 发明人 LAISNE, MICHAEL;PAN, XIANGDONG;VANG, FOUA;PATEL, PRAYAG, B.;LYONS, DONALD, D.;VILLAFANA, MARTIN, L.
分类号 H01L23/544 主分类号 H01L23/544
代理机构 代理人
主权项
地址